riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added SigMap::allbits()

This commit is contained in:
Clifford Wolf 2015-08-31 16:42:19 +02:00
parent 92dce21f6e
commit ee8f6f31f4
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
kernel/sigtools.h
View File

@ -421,6 +421,14 @@ struct SigMap
apply(sig);
return sig;
}
RTLIL::SigSpec allbits() const
{
RTLIL::SigSpec sig;
for (auto &it : bits)
sig.append(SigBit(it.first.first, it.first.second));
return sig;
}
};
YOSYS_NAMESPACE_END