riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Using dict<> and pool<> in alumacc pass

This commit is contained in:
Clifford Wolf 2015-08-31 16:26:01 +02:00
parent 09b51cb375
commit 92dce21f6e
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/techmap/alumacc.cc
View File

@ -98,9 +98,9 @@ struct AlumaccWorker
}
};
std::map<RTLIL::SigBit, int> bit_users;
std::map<RTLIL::SigSpec, maccnode_t*> sig_macc;
std::map<RTLIL::SigSig, std::set<alunode_t*>> sig_alu;
dict<RTLIL::SigBit, int> bit_users;
dict<RTLIL::SigSpec, maccnode_t*> sig_macc;
dict<RTLIL::SigSig, pool<alunode_t*, hash_ptr_ops>> sig_alu;
int macc_counter, alu_counter;
AlumaccWorker(RTLIL::Module *module) : module(module), sigmap(module)
@ -215,7 +215,7 @@ struct AlumaccWorker
{
while (1)
{
std::set<maccnode_t*> delete_nodes;
pool<maccnode_t*, hash_ptr_ops> delete_nodes;
for (auto &it : sig_macc)
{
@ -267,7 +267,7 @@ struct AlumaccWorker
void macc_to_alu()
{
std::set<maccnode_t*> delete_nodes;
pool<maccnode_t*, hash_ptr_ops> delete_nodes;
for (auto &it : sig_macc)
{