riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #4215 from povik/xprop-race 

Address race in `xprop` tests
This commit is contained in:
N. Engelhardt 2024-02-19 16:16:16 +01:00 committed by GitHub
parent 4b99db0b73 fdda501b58
commit edd154e3cd
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
3 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.github/workflows/test-linux.yml vendored
View File

@ -86,7 +86,6 @@ jobs:
run: |
git clone https://github.com/steveicarus/iverilog.git
cd iverilog
git checkout 192b6aec96fde982e6ddcb28b346d5893aa8e874
echo "IVERILOG_GIT=$(git rev-parse HEAD)" >> $GITHUB_ENV
- name: Cache iverilog

1
.github/workflows/test-macos.yml vendored
View File

@ -42,7 +42,6 @@ jobs:
run: |
git clone https://github.com/steveicarus/iverilog.git
cd iverilog
git checkout 192b6aec96fde982e6ddcb28b346d5893aa8e874
echo "IVERILOG_GIT=$(git rev-parse HEAD)" >> $GITHUB_ENV
- name: Cache iverilog

3
tests/xprop/test.py
View File

@ -270,8 +270,9 @@ if "prepare" in steps:
print("initial begin", file=tb_file)
for pattern in patterns:
# A[0] might be the clock which requires special sequencing
print(
f' gclk = 1; #0; A[0] = 1\'b{pattern[-1]}; #0; A = {input_width}\'b{pattern}; #5; gclk = 0; $display("%b %b", A, Y); #5',
f' #0; gclk = 1; #0; A[0] = 1\'b{pattern[-1]}; #0; A = {input_width}\'b{pattern}; #5; gclk = 0; $display("%b %b", A, Y); #5',
file=tb_file,
)