riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Smaller default parameters in $mem simlib model

This commit is contained in:
Clifford Wolf 2015-02-15 00:20:05 +01:00
parent c6ae9ebb79
commit ec05242c27
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/common/simlib.v
View File

@ -1539,9 +1539,9 @@ endmodule
module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
parameter MEMID = "";
parameter SIZE = 256;
parameter SIZE = 4;
parameter OFFSET = 0;
parameter ABITS = 8;
parameter ABITS = 2;
parameter WIDTH = 8;
parameter signed INIT = 1'bx;