riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed "stat" handling of blackbox modules

This commit is contained in:
Clifford Wolf 2015-02-14 22:36:34 +01:00
parent e9368a1d7e
commit c6ae9ebb79
1 changed files with 6 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
passes/cmds/stat.cc
View File

@ -208,20 +208,17 @@ struct StatPass : public Pass {
}
extra_args(args, argidx, design);
for (auto &it : design->modules_)
for (auto mod : design->selected_modules())
{
if (!design->selected_module(it.first))
continue;
if (!top_mod && design->full_selection())
if (it.second->get_bool_attribute("\\top"))
top_mod = it.second;
if (mod->get_bool_attribute("\\top"))
top_mod = mod;
statdata_t data(design, it.second, width_mode);
mod_stat[it.first] = data;
statdata_t data(design, mod, width_mode);
mod_stat[mod->name] = data;
log("\n");
log("=== %s%s ===\n", RTLIL::id2cstr(it.first), design->selected_whole_module(it.first) ? "" : " (partially selected)");
log("=== %s%s ===\n", RTLIL::id2cstr(mod->name), design->selected_whole_module(mod->name) ? "" : " (partially selected)");
log("\n");
data.log_data();
}