riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove debug

This commit is contained in:
Eddie Hung 2019-08-30 15:03:43 -07:00
parent 15bab02a1b
commit e67f049e3b
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/pmgen/xilinx_dsp.pmg
View File

@ -83,7 +83,6 @@ endmatch
code clock sigM sigP
if (ffM) {
log_warning("M FOUND!\n");
sigM = port(ffM, \Q);
for (auto b : sigM)
if (b.wire->get_bool_attribute(\keep))