riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed Verilog pre-processor for files with no trailing newline

This commit is contained in:
Clifford Wolf 2014-07-29 20:14:25 +02:00
parent 2145e57ef0
commit e605af8a49
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/preproc.cc
View File

@ -198,7 +198,7 @@ static void input_file(FILE *f, std::string filename)
buffer[rc] = 0; buffer[rc] = 0;
input_buffer.insert(it, buffer); input_buffer.insert(it, buffer);
} }
input_buffer.insert(it, "`file_pop\n"); input_buffer.insert(it, "\n`file_pop\n");
} }
std::string frontend_verilog_preproc(FILE *f, std::string filename, const std::map<std::string, std::string> pre_defines_map, const std::list<std::string> include_dirs) std::string frontend_verilog_preproc(FILE *f, std::string filename, const std::map<std::string, std::string> pre_defines_map, const std::list<std::string> include_dirs)