riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tests: add #2042 testcase

This commit is contained in:
Eddie Hung 2020-05-11 11:05:19 -07:00
parent b11cf67a81
commit e5ce5a4fd5
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tests/verilog/bug2042.ys Normal file
View File

@ -0,0 +1,12 @@
logger -expect error "Non-ANSI style task/function arguments not currently supported" 1
read_verilog <<EOT
module Task_Test_Top
(
);
task SomeTaskName(a)
endtask
endmodule
EOT