riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Only swap ports if $mul and not $__mul

This commit is contained in:
Eddie Hung 2019-08-13 16:52:15 -07:00
parent ed4b2834ef
commit e35dfc5ab5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/mul2dsp.v
View File

@ -93,7 +93,7 @@ module _80_mul (A, B, Y);
.Y(Y)
);
`endif
else if (A_WIDTH < B_WIDTH)
else if (_TECHMAP_CELLTYPE_ == "$mul" && A_WIDTH < B_WIDTH)
\$mul #(
.A_SIGNED(B_SIGNED),
.B_SIGNED(A_SIGNED),