mirror of https://github.com/YosysHQ/yosys.git
Only swap ports if $mul and not $__mul
This commit is contained in:
parent
ed4b2834ef
commit
e35dfc5ab5
|
@ -93,7 +93,7 @@ module _80_mul (A, B, Y);
|
|||
.Y(Y)
|
||||
);
|
||||
`endif
|
||||
else if (A_WIDTH < B_WIDTH)
|
||||
else if (_TECHMAP_CELLTYPE_ == "$mul" && A_WIDTH < B_WIDTH)
|
||||
\$mul #(
|
||||
.A_SIGNED(B_SIGNED),
|
||||
.B_SIGNED(A_SIGNED),
|
||||
|
|
Loading…
Reference in New Issue