riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix spacing

This commit is contained in:
Eddie Hung 2019-08-21 12:54:11 -07:00
parent 0250712486
commit df53fe12e7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/pmgen/xilinx_srl.cc
View File

@ -93,7 +93,7 @@ struct XilinxSrlPass : public Pass {
{ {
log_header(design, "Executing XILINX_SRL pass (Xilinx shift register extraction).\n"); log_header(design, "Executing XILINX_SRL pass (Xilinx shift register extraction).\n");
int minlen = 3; int minlen = 3;
size_t argidx; size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) for (argidx = 1; argidx < args.size(); argidx++)
@ -106,7 +106,7 @@ struct XilinxSrlPass : public Pass {
} }
extra_args(args, argidx, design); extra_args(args, argidx, design);
auto f = std::bind(reduce_chain, std::placeholders::_1, minlen); auto f = std::bind(reduce_chain, std::placeholders::_1, minlen);
for (auto module : design->selected_modules()) for (auto module : design->selected_modules())
while (xilinx_srl_pm(module, module->selected_cells()).run_reduce(f)) {} while (xilinx_srl_pm(module, module->selected_cells()).run_reduce(f)) {}
} }