riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Wire with init on FF part, 1'bx on non-FF part

This commit is contained in:
Eddie Hung 2019-08-24 15:05:44 -07:00
parent 10c41a5cf5
commit dc87372a97
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/sat/initval.v
View File

@ -1,4 +1,4 @@
module test(input clk, input [3:0] bar, output [3:0] foo); module test(input clk, input [3:0] bar, output [3:0] foo, asdf);
reg [3:0] foo = 0; reg [3:0] foo = 0;
reg [3:0] last_bar = 0; reg [3:0] last_bar = 0;
reg [3:0] asdf = 4'b1xxx; reg [3:0] asdf = 4'b1xxx;
@ -12,6 +12,8 @@ module test(input clk, input [3:0] bar, output [3:0] foo);
always @(posedge clk) always @(posedge clk)
last_bar <= bar; last_bar <= bar;
always @(posedge clk)
asdf[3] <= bar[3];
always @* always @*
asdf[2:0] = 3'b111; asdf[2:0] = 3'b111;