riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Blocking assignment

This commit is contained in:
Eddie Hung 2019-08-23 09:11:04 -07:00
parent 51ffb093b5
commit 10c41a5cf5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/sat/initval.v
View File

@ -13,7 +13,7 @@ module test(input clk, input [3:0] bar, output [3:0] foo);
last_bar <= bar;
always @*
asdf[2:0] <= 3'b111;
asdf[2:0] = 3'b111;
assert property (foo == {last_bar[3:2], bar[1:0]});
endmodule