riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed memory leak

This commit is contained in:
Ruben Undheim 2018-10-20 11:57:39 +02:00
parent 11c8a9eb96
commit d9a4381012
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/ast/ast.cc
View File

@ -1120,6 +1120,7 @@ void AstModule::reprocess_module(RTLIL::Design *design, dict<RTLIL::IdString, RT
// Generate RTLIL from AST for the new module and add to the design: // Generate RTLIL from AST for the new module and add to the design:
AstModule *newmod = process_module(new_ast, false); AstModule *newmod = process_module(new_ast, false);
delete(new_ast);
design->add(newmod); design->add(newmod);
RTLIL::Module* mod = design->module(original_name); RTLIL::Module* mod = design->module(original_name);
if (is_top) if (is_top)