riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1571 from YosysHQ/eddie/fix_1570 

mem_arst.v: do not redeclare ANSI port
This commit is contained in:
Eddie Hung 2019-12-19 12:21:22 -05:00 committed by GitHub
parent 8b2c9f4518 23fcfd0adb
commit d675f22f4e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/simple/mem_arst.v
View File

@ -7,11 +7,9 @@ module MyMem #(
input Clk_i,
input [AddrWidth-1:0] Addr_i,
input [DataWidth-1:0] Data_i,
output [DataWidth-1:0] Data_o,
output reg [DataWidth-1:0] Data_o,
input WR_i);
reg [DataWidth-1:0] Data_o;
localparam Size = 2**AddrWidth;
(* mem2reg *)