riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix S0 -> S1

This commit is contained in:
Eddie Hung 2019-04-05 16:28:14 -07:00
parent 9758701574
commit d559023007
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc.cc
View File

@ -1728,7 +1728,7 @@ struct AbcPass : public Pass {
signal_init[initsig[i]] = State::S0; signal_init[initsig[i]] = State::S0;
break; break;
case State::S1: case State::S1:
signal_init[initsig[i]] = State::S0; signal_init[initsig[i]] = State::S1;
break; break;
default: default:
break; break;