riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Move unextend initialisation later

This commit is contained in:
Eddie Hung 2019-09-23 13:26:34 -07:00
parent a67af3d5e5
commit d0dbbc2605
1 changed files with 10 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
passes/pmgen/xilinx_dsp_cascade.pmg
View File

@ -3,19 +3,6 @@ pattern xilinx_dsp_cascadeP
udata <std::function<SigSpec(const SigSpec&)>> unextend
state <SigSpec> sigC
code
unextend = [](const SigSpec &sig) {
int i;
for (i = GetSize(sig)-1; i > 0; i--)
if (sig[i] != sig[i-1])
break;
// Do not remove non-const sign bit
if (sig[i].wire)
++i;
return sig.extract(0, i);
};
endcode
match dsp_pcin
select dsp_pcin->type.in(\DSP48E1)
select !param(dsp_pcin, \CREG, State::S1).as_bool()
@ -25,6 +12,16 @@ match dsp_pcin
endmatch
code sigC
unextend = [](const SigSpec &sig) {
int i;
for (i = GetSize(sig)-1; i > 0; i--)
if (sig[i] != sig[i-1])
break;
// Do not remove non-const sign bit
if (sig[i].wire)
++i;
return sig.extract(0, i);
};
sigC = unextend(port(dsp_pcin, \C));
endcode