riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Use new port() overload once more

This commit is contained in:
Eddie Hung 2019-09-23 13:00:44 -07:00
parent bcee87a457
commit a67af3d5e5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/pmgen/xilinx_dsp.pmg
View File

@ -38,8 +38,8 @@ code sigA sigB sigC sigD sigM
sigA = unextend(port(dsp, \A));
sigB = unextend(port(dsp, \B));
sigC = dsp->connections_.at(\C, SigSpec());
sigD = dsp->connections_.at(\D, SigSpec());
sigC = port(dsp, \C, SigSpec());
sigD = port(dsp, \D, SigSpec());
SigSpec P = port(dsp, \P);
if (param(dsp, \USE_MULT, Const("MULTIPLY")).decode_string() == "MULTIPLY") {