riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nowrshmsk: Check for stride==0 

log2(0) returns -inf, which gives undefined behaviour when casting to an int.  So catch the case when it's 0 just set the width to 0.
This commit is contained in:
KrystalDelusion 2025-01-31 12:15:53 +13:00 committed by GitHub
parent 31b00b4c72
commit cf52cf3009
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/ast/simplify.cc
View File

@ -2936,6 +2936,9 @@ bool AstNode::simplify(bool const_fold, int stage, int width_hint, bool sign_hin
lsb_expr->children[stride_ix]->detectSignWidth(stride_width, stride_sign); lsb_expr->children[stride_ix]->detectSignWidth(stride_width, stride_sign);
max_width = std::max(i_width, stride_width); max_width = std::max(i_width, stride_width);
// Stride width calculated from actual stride value. // Stride width calculated from actual stride value.
if (stride == 0)
stride_width = 0;
else
stride_width = std::ceil(std::log2(std::abs(stride))); stride_width = std::ceil(std::log2(std::abs(stride)));
if (i_width + stride_width > max_width) { if (i_width + stride_width > max_width) {