riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ecp5: latches_map.v if *not* -asyncprld

This commit is contained in:
Eddie Hung 2020-05-13 14:42:18 -07:00
parent fdc340db8e
commit cea614f5ae
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/ecp5/synth_ecp5.cc
View File

@ -330,8 +330,8 @@ struct SynthEcp5Pass : public ScriptPass
{ {
if (abc2 || help_mode) if (abc2 || help_mode)
run("abc", " (only if -abc2)"); run("abc", " (only if -abc2)");
if (asyncprld || help_mode) if (!asyncprld || help_mode)
run("techmap -map +/ecp5/latches_map.v", "(only if -asyncprld)"); run("techmap -map +/ecp5/latches_map.v", "(skip if -asyncprld)");
if (abc9) { if (abc9) {
run("read_verilog -icells -lib -specify +/ecp5/abc9_model.v"); run("read_verilog -icells -lib -specify +/ecp5/abc9_model.v");