mirror of https://github.com/YosysHQ/yosys.git
commit
cc0a4e8f39
|
@ -92,7 +92,7 @@ in different stages of the synthesis.
|
||||||
|
|
||||||
\section{The RTL Intermediate Language}
|
\section{The RTL Intermediate Language}
|
||||||
|
|
||||||
All frontends, passes and backends in Yosys operate on a design in RTLIL} representation.
|
All frontends, passes and backends in Yosys operate on a design in RTLIL representation.
|
||||||
The only exception are the high-level frontends that use the AST representation as an intermediate step before generating RTLIL
|
The only exception are the high-level frontends that use the AST representation as an intermediate step before generating RTLIL
|
||||||
data.
|
data.
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue