riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

quicklogic: ql_dsp_io_regs debug print

This commit is contained in:
Emil J. Tywoniak 2025-03-06 18:01:28 +01:00
parent 8b6049a220
commit caf921161c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/quicklogic/ql_dsp_io_regs.cc
View File

@ -127,6 +127,7 @@ struct QlDspIORegs : public Pass {
} }
// Set new type name // Set new type name
log_debug("Converted %s to %s\n", log_id(cell->type), new_type.c_str());
cell->type = RTLIL::IdString(new_type); cell->type = RTLIL::IdString(new_type);
std::vector<std::string> ports2del; std::vector<std::string> ports2del;