riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

quicklogic: fix dspv2 tests

This commit is contained in:
Emil J. Tywoniak 2025-03-06 18:00:53 +01:00
parent 1def0bc951
commit 8b6049a220
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/quicklogic/dspv2/complex_mult.ys
View File

@ -14,7 +14,7 @@ EOF
synth_quicklogic -family qlf_k6n10f -dspv2 -run :coarse
check -assert
read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v
read_verilog +/quicklogic/qlf_k6n10f/dspv2_sim.v
prep -top top -flatten
opt_clean -purge
opt -full

2
tests/arch/quicklogic/dspv2/simple2.ys
View File

@ -6,7 +6,7 @@ endmodule
EOF
synth_quicklogic -family qlf_k6n10f -dspv2 -run :coarse
read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v
read_verilog +/quicklogic/qlf_k6n10f/dspv2_sim.v
prep -top top -flatten
opt_clean -purge
dump