mirror of https://github.com/YosysHQ/yosys.git
Remove stat
This commit is contained in:
parent
f7dbfef792
commit
c663a3680b
|
@ -4,7 +4,6 @@ hierarchy -top mul_unsigned
|
|||
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd mul_unsigned # Constrain all select calls below inside the top module
|
||||
stat
|
||||
select -assert-count 1 t:BUFG
|
||||
select -assert-count 1 t:DSP48E1
|
||||
select -assert-count 30 t:FDRE
|
||||
|
|
Loading…
Reference in New Issue