riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dff

This commit is contained in:
Eddie Hung 2019-11-27 13:24:03 -08:00
parent ac5b5e97bc 130d3b9639
commit c61186dd9d
1 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
tests/various/submod.ys
View File

@ -15,6 +15,7 @@ proc
design -save gold design -save gold
submod submod
check -assert
design -stash gate design -stash gate
design -import gold -as gold design -import gold -as gold
@ -41,6 +42,7 @@ proc
design -save gold design -save gold
submod submod
check -assert top
design -stash gate design -stash gate
design -import gold -as gold design -import gold -as gold
@ -50,6 +52,35 @@ miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter sat -verify -prove-asserts -show-ports miter
design -reset
read_verilog <<EOT
module top(input a, output [1:0] b, c);
(* submod="bar" *) sub s1(a, b[0]);
(* submod="bar" *) sub s2(a, c[1]);
assign c = b;
endmodule
module sub(input a, output c);
assign c = a;
endmodule
EOT
hierarchy -top top
proc
design -save gold
submod
check -assert top
design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -reset design -reset
read_verilog -icells <<EOT read_verilog -icells <<EOT
module top(input d, c, (* init = 3'b011 *) output reg [2:0] q); module top(input d, c, (* init = 3'b011 *) output reg [2:0] q);