riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added GP_POR

This commit is contained in:
Andrew Zonenberg 2016-04-04 21:46:07 -07:00
parent c01ff05fab
commit c2b909c051
1 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
techlibs/greenpak4/cells_sim.v
View File

@ -153,3 +153,25 @@ module GP_BANDGAP(output reg OK, output reg VOUT);
//cannot simulate mixed signal IP
endmodule
module GP_POR(output reg RST_DONE);
parameter POR_TIME = 500;
initial begin
RST_DONE = 0;
if(POR_TIME == 4)
#4000;
else if(POR_TIME == 500)
#500000;
else begin
$display("ERROR: bad POR_TIME for GP_POR cell");
$finish;
end
RST_DONE = 1;
end
endmodule