mirror of https://github.com/YosysHQ/yosys.git
Added GP_BANDGAP cell
This commit is contained in:
parent
e4e6becba9
commit
c01ff05fab
|
@ -144,3 +144,12 @@ module GP_SYSRESET(input RST);
|
|||
//cannot simulate whole system reset
|
||||
|
||||
endmodule
|
||||
|
||||
module GP_BANDGAP(output reg OK, output reg VOUT);
|
||||
parameter AUTO_PWRDN = 1;
|
||||
parameter CHOPPER_EN = 1;
|
||||
parameter OUT_DELAY = 100;
|
||||
|
||||
//cannot simulate mixed signal IP
|
||||
|
||||
endmodule
|
||||
|
|
Loading…
Reference in New Issue