riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added GP_BANDGAP cell

This commit is contained in:
Andrew Zonenberg 2016-04-04 16:56:43 -07:00
parent e4e6becba9
commit c01ff05fab
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
techlibs/greenpak4/cells_sim.v
View File

@ -144,3 +144,12 @@ module GP_SYSRESET(input RST);
//cannot simulate whole system reset
endmodule
module GP_BANDGAP(output reg OK, output reg VOUT);
parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1;
parameter OUT_DELAY = 100;
//cannot simulate mixed signal IP
endmodule