riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

gatemate: Fix SDP read behavior

This commit is contained in:
Patrick Urban 2023-05-30 09:05:43 +02:00
parent 43b807fe6f
commit c244a7161b
1 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
techlibs/gatemate/cells_sim.v
View File

@ -733,13 +733,12 @@ module CC_BRAM_20K (
// SDP read port
always @(posedge clkb)
begin
// "NO_CHANGE" only
for (k=0; k < B_RD_WIDTH; k=k+1) begin
if (k < 20) begin
if (enb && !wea) A_DO_out[k] <= memory[addrb+k];
if (enb) A_DO_out[k] <= memory[addrb+k];
end
else begin // use both ports
if (enb && !wea) B_DO_out[k-20] <= memory[addrb+k];
if (enb) B_DO_out[k-20] <= memory[addrb+k];
end
end
end
@ -1274,13 +1273,12 @@ module CC_BRAM_40K (
// SDP read port
always @(posedge clkb)
begin
// "NO_CHANGE" only
for (k=0; k < B_RD_WIDTH; k=k+1) begin
if (k < 40) begin
if (enb && !wea) A_DO_out[k] <= memory[addrb+k];
if (enb) A_DO_out[k] <= memory[addrb+k];
end
else begin // use both ports
if (enb && !wea) B_DO_out[k-40] <= memory[addrb+k];
if (enb) B_DO_out[k-40] <= memory[addrb+k];
end
end
end