riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

rtlil: Do not create dummy wires when deleting wires in connections

This commit is contained in:
Martin Povišer 2024-01-09 17:25:31 +01:00
parent d6600fb1d5
commit c035289383
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
kernel/rtlil.cc
View File

@ -2157,12 +2157,10 @@ void RTLIL::Module::remove(const pool<RTLIL::Wire*> &wires)
} }
void operator()(RTLIL::SigSpec &lhs, RTLIL::SigSpec &rhs) { void operator()(RTLIL::SigSpec &lhs, RTLIL::SigSpec &rhs) {
// When a deleted wire occurs on the lhs we can just remove that part // If a deleted wire occurs on the lhs or rhs we just remove that part
// of the assignment // of the assignment
lhs.remove2(*wires_p, &rhs); lhs.remove2(*wires_p, &rhs);
rhs.remove2(*wires_p, &lhs);
// Then replace all rhs occurrences with a dummy wire
(*this)(rhs);
} }
}; };