riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed cases of trailing comma in stdcells.v

This commit is contained in:
Clifford Wolf 2014-01-18 15:36:17 +01:00
parent 5b96675696
commit bef17eeb10
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/common/stdcells.v
View File

@ -456,7 +456,7 @@ wire [WIDTH-1:0] A_buf, B_buf, Y_buf;
.Cin(1'b1), .Cin(1'b1),
.Y(Y_buf), .Y(Y_buf),
.Cout(carry), .Cout(carry),
.Csign(carry_sign), .Csign(carry_sign)
); );
// ALU flags // ALU flags
@ -505,7 +505,7 @@ wire [WIDTH-1:0] A_buf, B_buf, Y_buf;
.Cin(1'b1), .Cin(1'b1),
.Y(Y_buf), .Y(Y_buf),
.Cout(carry), .Cout(carry),
.Csign(carry_sign), .Csign(carry_sign)
); );
// ALU flags // ALU flags
@ -849,7 +849,7 @@ assign B_buf_u = B_SIGNED && B_buf[WIDTH-1] ? -B_buf : B_buf;
.A(A_buf_u), .A(A_buf_u),
.B(B_buf_u), .B(B_buf_u),
.Y(Y_u), .Y(Y_u),
.R(R_u), .R(R_u)
); );
assign Y = A_SIGNED && B_SIGNED && (A_buf[WIDTH-1] != B_buf[WIDTH-1]) ? -Y_u : Y_u; assign Y = A_SIGNED && B_SIGNED && (A_buf[WIDTH-1] != B_buf[WIDTH-1]) ? -Y_u : Y_u;