riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed writing of $lut cells in BLIF backend

This commit is contained in:
Clifford Wolf 2014-12-17 11:13:57 +01:00
parent e01254d824
commit b95051fb70
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
backends/blif/blif.cc
View File

@ -227,14 +227,14 @@ struct BlifDumper
log_assert(output.size() == 1); log_assert(output.size() == 1);
f << stringf(" %s", cstr(output)); f << stringf(" %s", cstr(output));
f << stringf("\n"); f << stringf("\n");
auto mask = cell->parameters.at("\\LUT").as_string(); RTLIL::SigSpec mask = cell->parameters.at("\\LUT");
for (int i = 0; i < (1 << width); i++) { for (int i = 0; i < (1 << width); i++)
if (mask[i] == '0') continue; if (mask[i] == RTLIL::S1) {
for (int j = width-1; j >= 0; j--) { for (int j = width-1; j >= 0; j--) {
f << ((i>>j)&1 ? '1' : '0'); f << ((i>>j)&1 ? '1' : '0');
}
f << " 1\n";
} }
f << stringf(" %c\n", mask[i]);
}
continue; continue;
} }