mirror of https://github.com/YosysHQ/yosys.git
Fixed handling of $_XOR_ in SAT generator
This commit is contained in:
parent
0efde13775
commit
b7ba90910d
|
@ -107,7 +107,7 @@ struct SatGen
|
|||
ez->assume(ez->vec_eq(ez->vec_and(a, b), y));
|
||||
if (cell->type == "$or" || cell->type == "$_OR_")
|
||||
ez->assume(ez->vec_eq(ez->vec_or(a, b), y));
|
||||
if (cell->type == "$xor" || cell->type == "$_XOR")
|
||||
if (cell->type == "$xor" || cell->type == "$_XOR_")
|
||||
ez->assume(ez->vec_eq(ez->vec_xor(a, b), y));
|
||||
if (cell->type == "$xnor")
|
||||
ez->assume(ez->vec_eq(ez->vec_not(ez->vec_xor(a, b)), y));
|
||||
|
|
|
@ -423,7 +423,9 @@ rerun_solver:
|
|||
value.bits.push_back(modelValues.at(info.offset+i) ? RTLIL::State::S1 : RTLIL::State::S0);
|
||||
|
||||
if (info.timestep != last_timestep) {
|
||||
const char *hline = "--------------------------------------------------------";
|
||||
const char *hline = "---------------------------------------------------------------------------------------------------"
|
||||
"---------------------------------------------------------------------------------------------------"
|
||||
"---------------------------------------------------------------------------------------------------";
|
||||
if (last_timestep == -2) {
|
||||
log(seq_len > 0 ? " Time " : " ");
|
||||
log("%-*s %10s %10s %*s\n", maxModelName+10, "Signal Name", "Dec", "Hex", maxModelWidth+5, "Bin");
|
||||
|
|
Loading…
Reference in New Issue