riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Consistency

This commit is contained in:
Eddie Hung 2019-12-27 14:52:26 -08:00
parent 5017be6445
commit b7afafde22
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/abc9_xc7.box
View File

@ -21,7 +21,7 @@ MUXF8 2 1 3 1
# and expect to save on its delay # and expect to save on its delay
# Inputs: I0 I1 I2 I3 S0 S1 # Inputs: I0 I1 I2 I3 S0 S1
# Outputs: O # Outputs: O
$__MUXF78 3 1 6 1 $__XILINX_MUXF78 3 1 6 1
294 297 311 317 390 273 294 297 311 317 390 273
# CARRY4 + CARRY4_[ABCD]X # CARRY4 + CARRY4_[ABCD]X