riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added $logic_not handling to fsm_detect

This commit is contained in:
Clifford Wolf 2015-09-18 10:46:50 +02:00
parent c89ceee219
commit b7535a6c75
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/fsm/fsm_detect.cc
View File

@ -89,6 +89,8 @@ static bool check_state_users(RTLIL::SigSpec sig)
RTLIL::Cell *cell = cellport.first; RTLIL::Cell *cell = cellport.first;
if (muxtree_cells.count(cell) > 0) if (muxtree_cells.count(cell) > 0)
continue; continue;
if (cell->type == "$logic_not" && assign_map(cell->getPort("\\A")) == sig)
continue;
if (cellport.second != "\\A" && cellport.second != "\\B") if (cellport.second != "\\A" && cellport.second != "\\B")
return false; return false;
if (!cell->hasPort("\\A") || !cell->hasPort("\\B") || !cell->hasPort("\\Y")) if (!cell->hasPort("\\A") || !cell->hasPort("\\B") || !cell->hasPort("\\Y"))