riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed techmap processes error msg

This commit is contained in:
Clifford Wolf 2015-07-18 12:16:27 +02:00
parent 54588a276a
commit ad919ae4e3
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/techmap/techmap.cc
View File

@ -159,9 +159,10 @@ struct TechmapWorker
void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Cell *cell, RTLIL::Module *tpl)
{
if (tpl->processes.size() != 0) {
log("Technology map yielded processes:\n");
log("Technology map yielded processes:");
for (auto &it : tpl->processes)
log(" %s",RTLIL::id2cstr(it.first));
log(" %s",RTLIL::id2cstr(it.first));
log("\n");
if (autoproc_mode) {
Pass::call_on_module(tpl->design, tpl, "proc");
log_assert(GetSize(tpl->processes) == 0);