riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Avoid tristate warning for blackbox ice40/cells_sim.v

This commit is contained in:
Clifford Wolf 2015-07-18 11:59:04 +02:00
parent 8393f70538
commit 54588a276a
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ice40/cells_sim.v
View File

@ -18,6 +18,7 @@ module SB_IO (
parameter [0:0] NEG_TRIGGER = 1'b0;
parameter IO_STANDARD = "SB_LVCMOS";
`ifndef BLACKBOX
reg dout, din_0, din_1;
reg din_q_0, din_q_1;
reg dout_q_0, dout_q_1;
@ -57,6 +58,7 @@ module SB_IO (
if (PIN_TYPE[5:4] == 2'b10) assign PACKAGE_PIN = outena_q ? dout : 1'bz;
if (PIN_TYPE[5:4] == 2'b11) assign PACKAGE_PIN = OUTPUT_ENABLE ? dout : 1'bz;
endgenerate
`endif
endmodule
module SB_GB_IO (