riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update SVA cheat sheet in verificsva.cc 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-03-02 16:05:56 +01:00
parent 4e5f1f59d6
commit ab791e61b3
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
frontends/verific/verificsva.cc
View File

@ -26,6 +26,7 @@
// prop and prop // prop and prop
// seq |=> prop // seq |=> prop
// if (expr) prop [else prop] // if (expr) prop [else prop]
// always prop
// prop until prop // prop until prop
// prop implies prop // prop implies prop
// prop iff prop // prop iff prop
@ -34,7 +35,7 @@
// //
// seq: // seq:
// expr // expr
// expr ##[N:M] seq // seq ##[N:M] seq
// seq or seq // seq or seq
// seq and seq // seq and seq
// seq intersect seq // seq intersect seq
@ -51,10 +52,11 @@
// ##[N:M], [*N:M], [=N:M], [->N:M] includes ##N, [*N], [=N], [->N] // ##[N:M], [*N:M], [=N:M], [->N:M] includes ##N, [*N], [=N], [->N]
// //
// Currently supported property styles: // Currently supported property styles:
// seq
// not seq // not seq
// seq |=> seq // seq |=> seq
// seq |=> not seq // seq |=> not seq
// seq |=> seq until seq // seq |=> seq until seq.triggered
// //
// Currently supported sequence operators: // Currently supported sequence operators:
// ##[N:M] // ##[N:M]