riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #193 from azonenberg/master 

Removed splitnets in synth_greenpak4, added GP_DAC, refactored GP_BANDGAP
This commit is contained in:
Clifford Wolf 2016-07-13 09:24:31 +02:00 committed by GitHub
parent e92998a79c 32bea97b75
commit 9e5c9471e3
2 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
techlibs/greenpak4/cells_sim.v
View File

@ -36,7 +36,7 @@ module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT
endmodule
module GP_BANDGAP(output reg OK, output reg VOUT);
module GP_BANDGAP(output reg OK);
parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1;
parameter OUT_DELAY = 100;
@ -120,6 +120,14 @@ module GP_COUNT14_ADV(input CLK, input RST, output reg OUT,
endmodule
module GP_DAC(input[7:0] DIN, input wire VREF, output reg VOUT);
initial VOUT = 0;
//analog hard IP is not supported for simulation
endmodule
module GP_DELAY(input IN, output reg OUT);
parameter DELAY_STEPS = 1;

1
techlibs/greenpak4/synth_greenpak4.cc
View File

@ -195,7 +195,6 @@ struct SynthGreenPAK4Pass : public ScriptPass
if (check_label("json"))
{
run("splitnets;;", "(temporary workaround for gp4par parser limitation)");
if (!json_file.empty() || help_mode)
run(stringf("write_json %s", help_mode ? "<file-name>" : json_file.c_str()));
}