riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed use of frozen literals in SatGen

This commit is contained in:
Clifford Wolf 2014-03-06 13:08:44 +01:00
parent 8406e7f7b6
commit 97710ffad5
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
kernel/satgen.h
View File

@ -66,13 +66,12 @@ struct SatGen
if (c.wire == NULL) {
RTLIL::State bit = c.data.bits.at(0);
if (model_undef && dup_undef && bit == RTLIL::State::Sx)
vec.push_back(ez->literal());
vec.push_back(ez->frozen_literal());
else
vec.push_back(bit == (undef_mode ? RTLIL::State::Sx : RTLIL::State::S1) ? ez->TRUE : ez->FALSE);
} else {
std::string name = pf + stringf(c.wire->width == 1 ? "%s" : "%s [%d]", RTLIL::id2cstr(c.wire->name), c.offset);
vec.push_back(ez->literal(name));
ez->freeze(vec.back());
vec.push_back(ez->frozen_literal(name));
}
return vec;
}