riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Strictly zero-extend unsigned A-inputs of shift operations in techmap

This commit is contained in:
Clifford Wolf 2014-03-06 12:15:44 +01:00
parent 1ecaf1bb76
commit 8406e7f7b6
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/common/stdcells.v
View File

@ -174,7 +174,7 @@ output [Y_WIDTH-1:0] Y;
genvar i;
generate
wire [WIDTH*(B_WIDTH+1)-1:0] chain;
\$pos #(
\$bu0 #(
.A_SIGNED(A_SIGNED),
.A_WIDTH(A_WIDTH),
.Y_WIDTH(WIDTH)
@ -233,7 +233,7 @@ output [Y_WIDTH-1:0] Y;
genvar i;
generate
wire [WIDTH*(BB_WIDTH+1)-1:0] chain;
\$pos #(
\$bu0 #(
.A_SIGNED(A_SIGNED),
.A_WIDTH(A_WIDTH),
.Y_WIDTH(WIDTH)
@ -292,7 +292,7 @@ output [Y_WIDTH-1:0] Y;
genvar i;
generate
wire [WIDTH*(B_WIDTH+1)-1:0] chain;
\$pos #(
\$bu0 #(
.A_SIGNED(A_SIGNED),
.A_WIDTH(A_WIDTH),
.Y_WIDTH(WIDTH)
@ -351,7 +351,7 @@ output [Y_WIDTH-1:0] Y;
genvar i;
generate
wire [WIDTH*(BB_WIDTH+1)-1:0] chain;
\$pos #(
\$bu0 #(
.A_SIGNED(A_SIGNED),
.A_WIDTH(A_WIDTH),
.Y_WIDTH(WIDTH)