riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added techmap -max_iter option

This commit is contained in:
Clifford Wolf 2014-03-06 12:15:17 +01:00
parent d7f29bb23f
commit 1ecaf1bb76
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/techmap/techmap.cc
View File

@ -464,6 +464,9 @@ struct TechmapPass : public Pass {
log(" yosys data files are). this is mainly used internally when techmap\n");
log(" is called from other commands.\n");
log("\n");
log(" -max_iter <number>\n");
log(" only run the specified number of iterations.\n");
log("\n");
log(" -D <define>, -I <incdir>\n");
log(" this options are passed as-is to the verilog frontend for loading the\n");
log(" map file. Note that the verilog frontend is also called with the\n");
@ -542,6 +545,7 @@ struct TechmapPass : public Pass {
std::vector<std::string> map_files;
std::string verilog_frontend = "verilog -ignore_redef";
int max_iter = -1;
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) {
@ -553,6 +557,10 @@ struct TechmapPass : public Pass {
map_files.push_back(get_share_file_name(args[++argidx]));
continue;
}
if (args[argidx] == "-max_iter" && argidx+1 < args.size()) {
max_iter = atoi(args[++argidx].c_str());
continue;
}
if (args[argidx] == "-D" && argidx+1 < args.size()) {
verilog_frontend += " -D " + args[++argidx];
continue;
@ -610,6 +618,8 @@ struct TechmapPass : public Pass {
did_something = true;
if (did_something)
design->check();
if (max_iter > 0 && --max_iter == 0)
break;
}
log("No more expansions possible.\n");