riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Disable support for SB_MAC16 reset since it is async

This commit is contained in:
Eddie Hung 2019-09-19 22:48:57 -07:00
parent a59f80834f
commit 8cfcaf108e
2 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/pmgen/ice40_dsp.cc
View File

@ -287,9 +287,9 @@ struct Ice40DspPass : public Pass {
log("cells into iCE40 DSP resources.\n");
log("Currently, only the 16x16 multiply mode is supported and not the 2 x 8x8 mode.\n");
log("\n");
log("Pack input registers (A, B, {C,D}; with optional hold/reset), pipeline registers\n");
log("({F,J,K,G}, H; with shared reset), output registers (O; with optional hold/reset),\n");
log("and post-adder into the SB_MAC16 resource.\n");
log("Pack input registers (A, B, {C,D}; with optional hold), pipeline registers\n");
log("({F,J,K,G}, H), output registers (O; with optional hold), and post-adder into\n");
log("into the SB_MAC16 resource.\n");
log("\n");
log("Multiply-accumulate operations using the post-adder with feedback on the {C,D}\n");
log("input will be folded into the DSP. In this scenario only, resetting the\n");

4
passes/pmgen/ice40_dsp.pmg
View File

@ -384,6 +384,8 @@ code argQ argD
endcode
match ffrstmux
if false /* TODO: ice40 resets are actually async */
if !argD.empty()
select ffrstmux->type.in($mux)
index <SigSpec> port(ffrstmux, \Y) === argD
@ -487,6 +489,8 @@ code argD argQ
endcode
match ffrstmux
if false /* TODO: ice40 resets are actually async */
select ffrstmux->type.in($mux)
// ffrstmux output must have two users: ffrstmux and ff.D
select nusers(port(ffrstmux, \Y)) == 2