riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add box delays for FD*

This commit is contained in:
Eddie Hung 2019-06-17 15:13:05 -07:00
parent d80678e581
commit 8a86f9bb62
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
techlibs/xilinx/abc_xc7.box
View File

@ -44,19 +44,19 @@ RAM128X1D 5 0 17 2
# Inputs: C CE D R \$pastQ
# Outputs: Q
FDRE 6 1 5 1
- - - - -
- 109 -46 358 0
# Inputs: C CE D S
# Inputs: C CE D S \$pastQ
# Outputs: Q
FDSE 7 0 4 1
- - - -
FDSE 7 0 5 1
- 109 -46 358 0
# Inputs: C CE CLR D
# Inputs: C CE CLR D \$pastQ
# Outputs: Q
FDCE 8 0 4 1
- - - -
FDCE 8 0 5 1
- 109 - -46 0
# Inputs: C CE D PRE
# Inputs: C CE D PRE \$pastQ
# Outputs: Q
FDPE 9 0 4 1
- - - -
FDPE 9 0 5 1
- 109 -46 - 0