riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in parameter name

This commit is contained in:
Andrew Zonenberg 2016-05-07 21:14:00 -07:00
parent a0c19aae55
commit 85ee88b0ee
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -69,7 +69,7 @@ module GP_COUNT8(input CLK, input wire RST, output reg OUT);
count <= count - 1'd1; count <= count - 1'd1;
if(count == 0) if(count == 0)
count <= COUNT_MAX; count <= COUNT_TO;
/* /*
if((RESET_MODE == "RISING") && RST) if((RESET_MODE == "RISING") && RST)