riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added simulation timescale declaration

This commit is contained in:
Andrew Zonenberg 2016-05-07 21:13:47 -07:00
parent f103bfb9ba
commit a0c19aae55
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -1,3 +1,5 @@
`timescale 1ns/1ps;
module GP_2LUT(input IN0, IN1, output OUT);
parameter [3:0] INIT = 0;
assign OUT = INIT[{IN1, IN0}];