riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

recover_reduce: Update documentation 

The documentation now describes the commands performed in the deleted
recover_reduce script.
This commit is contained in:
Robert Ou 2017-08-27 02:19:19 -07:00
parent 74d0f17fd4
commit 849b885775
1 changed files with 11 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
passes/techmap/recover_reduce.cc
View File

@ -23,25 +23,28 @@
USING_YOSYS_NAMESPACE USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN PRIVATE_NAMESPACE_BEGIN
struct RecoverReduceCorePass : public Pass { struct RecoverReducePass : public Pass {
enum GateType { enum GateType {
And, And,
Or, Or,
Xor Xor
}; };
RecoverReduceCorePass() : Pass("recover_reduce_core", "converts gate chains into $reduce_*") { } RecoverReducePass() : Pass("recover_reduce", "converts gate chains into $reduce_* cells") { }
virtual void help() virtual void help()
{ {
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n"); log("\n");
log(" recover_reduce_core\n"); log(" recover_reduce\n");
log("\n"); log("\n");
log("converts gate chains into $reduce_*\n"); log("converts gate chains into $reduce_* cells\n");
log("\n"); log("\n");
log("This performs the core step of the recover_reduce command. This step recognizes\n"); log("This command finds chains of $_AND_, $_OR_, and $_XOR_ cells and replaces them\n");
log("chains of gates found by the previous steps and converts these chains into one\n"); log("with their corresponding $reduce_* cells. Because this command only operates on\n");
log("logical cell.\n"); log("these cell types, it is recommended to map the design to only these cell types\n");
log("using the `abc -g` command. Note that, in some cases, it may be more effective\n");
log("to map the design to only $_AND_ cells, run recover_reduce, map the remaining\n");
log("parts of the design to AND/OR/XOR cells, and run recover_reduce a second time.\n");
log("\n"); log("\n");
} }
virtual void execute(std::vector<std::string> args, RTLIL::Design *design) virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
@ -214,6 +217,6 @@ struct RecoverReduceCorePass : public Pass {
module->remove(cell); module->remove(cell);
} }
} }
} RecoverReduceCorePass; } RecoverReducePass;
PRIVATE_NAMESPACE_END PRIVATE_NAMESPACE_END