riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #4202 from passingglance/master 

Update CHAPTER_CellLib.rst
This commit is contained in:
N. Engelhardt 2024-02-19 16:20:53 +01:00 committed by GitHub
parent edd154e3cd 67e7f383d5
commit 83a3058bb8
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/CHAPTER_CellLib.rst
View File

@ -195,7 +195,7 @@ from ``\S`` is set the output is undefined. Cells of this type are used to model
by an optimization). by an optimization).
The ``$tribuf`` cell is used to implement tristate logic. Cells of this type The ``$tribuf`` cell is used to implement tristate logic. Cells of this type
have a ``\B`` parameter and inputs ``\A`` and ``\EN`` and an output ``\Y``. The have a ``\WIDTH`` parameter and inputs ``\A`` and ``\EN`` and an output ``\Y``. The
``\A`` input and ``\Y`` output are ``\WIDTH`` bits wide, and the ``\EN`` input ``\A`` input and ``\Y`` output are ``\WIDTH`` bits wide, and the ``\EN`` input
is one bit wide. When ``\EN`` is 0, the output is not driven. When ``\EN`` is 1, is one bit wide. When ``\EN`` is 0, the output is not driven. When ``\EN`` is 1,
the value from ``\A`` input is sent to the ``\Y`` output. Therefore, the the value from ``\A`` input is sent to the ``\Y`` output. Therefore, the