riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

st.ffP from if to assert

This commit is contained in:
Eddie Hung 2019-09-03 16:37:59 -07:00
parent 16316aa05d
commit 80aec0f006
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/pmgen/xilinx_dsp.cc
View File

@ -59,7 +59,8 @@ void pack_xilinx_dsp(dict<SigBit, Cell*> &bit_to_driver, xilinx_dsp_pm &pm)
log(" adder %s (%s)\n", log_id(st.postAdd), log_id(st.postAdd->type));
SigSpec &opmode = cell->connections_.at("\\OPMODE");
if (st.ffP && st.postAddMux) {
if (st.postAddMux) {
log_assert(st.ffP);
opmode[4] = st.postAddMux->getPort("\\S");
pm.autoremove(st.postAddMux);
}