mirror of https://github.com/YosysHQ/yosys.git
tests/aiger: write Yosys output
This commit is contained in:
parent
b94cf0c126
commit
7c878bf397
|
@ -33,7 +33,7 @@ design -import gold -as gold
|
||||||
design -import gate -as gate
|
design -import gate -as gate
|
||||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||||
sat -verify -prove-asserts -show-ports -seq 16 miter
|
sat -verify -prove-asserts -show-ports -seq 16 miter
|
||||||
"
|
" -l ${aag}.log
|
||||||
done
|
done
|
||||||
|
|
||||||
for aig in *.aig; do
|
for aig in *.aig; do
|
||||||
|
@ -50,5 +50,5 @@ design -import gold -as gold
|
||||||
design -import gate -as gate
|
design -import gate -as gate
|
||||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||||
sat -verify -prove-asserts -show-ports -seq 16 miter
|
sat -verify -prove-asserts -show-ports -seq 16 miter
|
||||||
"
|
" -l ${aig}.log
|
||||||
done
|
done
|
||||||
|
|
Loading…
Reference in New Issue