mirror of https://github.com/YosysHQ/yosys.git
read_aiger: connect identical signals together
This commit is contained in:
parent
baba33fbd3
commit
b94cf0c126
|
@ -280,6 +280,7 @@ end_of_header:
|
|||
if (wire) {
|
||||
// Could have been renamed by a latch
|
||||
module->swap_names(wire, outputs[l1]);
|
||||
module->connect(outputs[l1], wire);
|
||||
goto next;
|
||||
}
|
||||
wire = outputs[l1];
|
||||
|
|
Loading…
Reference in New Issue