riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2617 from RobertBaruch/doc 

RTLIL Documentation: switch in process is optional
This commit is contained in:
whitequark 2021-03-01 08:10:32 -08:00 committed by GitHub
parent ca5f5ffcd6 ca4b1afcb6
commit 7b47dd0f88
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
manual/CHAPTER_TextRtlil.tex
View File

@ -241,7 +241,7 @@ See Sec.~\ref{sec:rtlil_process} for an overview of processes.
<proc-stmt> ::= "process" <id> <eol>
<process-body> ::= <assign-stmt>$*$ <switch> <assign-stmt>$*$ <sync>$*$
<process-body> ::= <assign-stmt>$*$ <switch>$?$ <assign-stmt>$*$ <sync>$*$
<assign-stmt> ::= "assign" <dest-sigspec> <src-sigspec> <eol>